Loading open roles
Loading open roles
Loading role

Connect Pro Management Consultants · posted 6 months ago
Company - Texas Instruments
Job Location- Bangalore
Experience – 4 to 18 Years
Preferred Skills/ Experience
· 2-8 years of experience in mixed-signal design verification
· Hands on experience/expertise in working with SOC and developing SOC-AMS testbench.
· Expertise in developing the simulation/DV plan as per the system definition.
· Experience with Cadence Mixed-Signal Design Environment tools, including Virtuoso, ADE Assembler, Xcelium, VIVA & Simvision
· Expertise in Cadence Spectre simulation test bench development, Regression Flow & debug
· Expertise in mixed-signal waveform review, debugging, and coverage analysis.
· Excellent with HDL – system Verilog, UVM, verilogAMS
· Experience in writing checkers, assertions and monitors for top-level simulations.
· Expertise in automation using Python / Perl / Tcl / shell scripting.
· Experience as AMS Lead for a project is an addon.
What will you be doing in this role? (Responsibilities)
· Responsible to develop detailed coverage driven Verification plan working closely with System and design team.
· Behavioral Modelling of analog blocks using SV RNM, verilogAMS (wreal, electrical).
· Identify and develop system level tests in AMS to ensure bug free silicon.
· Independently develop SV/UVM based testbenches, tests, checkers, assertions and enhancing with randomization and coverage.
· Innovate & drive new and improved design verification methodologies as needed, work with the EDA team to upgrade tools and flows.
· Interacting with Test/Validation in various post silicon activities and customer debug/analysis.
· Team player: Collaborate and drive smart initiatives within the team. Mentor and lead the junior folks in team
· Closely working with DMS/DV team to understand the SOC – RTL verification and capable to support in case of project requirement.
· Good interaction with Digital Design team, Firmware developers, Analog Designers, and rest of the team.