Loading open roles
Loading open roles
Loading role

Connect Pro Management Consultants · posted 7 months ago
Job Description-
In your new role you will:
Execute SoC verification tasks and work closely with team members toreview and understand the relevant functional and safety-relatedrequirements.
Write verification plans to meet these requirements after closealignment with other verification teams for proper work split accordingto mutually acceptable verification assignment.
Execute the verification plan by developing C/C++ test cases andSystem Verilog/UVM test bench components and by integrating 3rd partyVIP components.
Simulate and debug at RTL, Unit Delay, and Gate Level usingappropriate tools and flows including Emulator, Portable Stimulus, orFormal methodologies for functional and toggle coverage closure.
Lead a team technically through exploring new environment andidentifying potential enhancement areas through new methodology.
Identify and setting mid/long term goals based on benchmarkingagainst industry standards.
Your Profile
You are best equipped for this task if you have:
Masters/Bachelors in Electrical/Electronics Engineering or ComputerScience with 14+ years of relevant work experience.
Strong foundational knowledge of digital design & verification.
Advanced knowledge and hands-on experience of System Verilog and UVM.
Hands-on experience in hardware-software debugging at the system orapplication level. Hand-on experience with gate-level-simulations andwith debugging/troubleshooting skills is a plus
Exposure to version-controlling (eg, Git/Bitbucket, ClearCase, CVS,SVN) and bug-management schemes
Dynamic and energetic with zero verification escape mindset
Self-motivated, flexible, good communication with interpersonalskills and is a good team player who is able to work well with bothinternal and external partners.
Candidate has proven ability to achieve results in a very dynamic,multi-site environment and be able to coordinate with priorities andself-initiatives.
Knowledge on ISO26262 and ISO21434 are advantageous.
Verification experience in High and Low Speed COM, CPU peripherals,BUS or pattern development. Experience in test bench/verificationenvironment set up is also a plus.
Candidate who has more relevant working experience will be consideredfor a more senior position