Engineer II - CAD

NOTE- KINDLY ADD KEY SKILLS HIGHLIGHTED IN YOUR CV AND SEND 

EXP- 2-8 YRS

Job Description:

The CAD group at Microchip offers global support for technologies and tools used in product development providing innovative solutions for the design community.

A successful candidate in this role will participate in various aspects of EDA support and developing next-generation ASIC design flow and methodology.

He / She will also work closely with various business units across the globe to understand their needs and foster innovative ideas to solve complex problems.

Key Requirement :

• Good Knowledge of design flows from RTL design through synthesis, formal verification, and timing closure for RTL2GDS delivery. 
• undefined
• Design, benchmark, and deploy automated CAD tool flows focusing on logic synthesis, hierarchical optimization, physical synthesis, and chip sign-off timing. 
• Automation & Tools Customization: Write and optimize highly robust, scalable scripts using Tcl and Python to reduce Flow Turnaround Time (TAT) and build automated tracking tools for timing data.
• Synthesis & Equivalence Verification: Build and optimize front-end flows utilizing advanced tools for logical/physical synthesis and Formal Verification/Logic Equivalence Checking (LEC).
• Hands-on experience with one or more of the following industry-standard toolsets: Synopsys Fusion Compiler, DC, PrimeTime Cadence Genus, Tempus or Innovus 
• Exposure to leveraging AI driven EDA capabilities (e.g., Synopsys FC.ai, Cadence Cerebrus) to automate PPA exploration and timing closure optimization.
• Standardize and automate the validation of Synopsys Design Constraints (SDC) across all functional and test modes. 
• Partner directly with major EDA vendors to test next-generation features, troubleshoot internal tool failures, and adapt flows for deep sub-micron advanced process nodes.
• Excellent verbal and written communication skills.

Requirements/Qualifications:

• B.E./B.TECH/M.E./M TECH (Electronics/ECE/CS/VLSI).
• 2 to 8 Years of relevant experience is required